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Abstract
Modern communication systems require stringent capabilities in terms of linearity
and efficiency. The need to amplify a variable envelope signal with high peak-to-
average ratio in multi-carrier technologies such as WCDMA or OFDM, imposes
tough challenges on the amplifiers that basically deliver their highest efficiency at
their maximum output power. The Doherty power amplifier has recently gained a
lot of attraction due to its simple concept, ease of implementation and promising
efficiency enhancement in backed-off power region. However, the conventional Do-
herty power amplifier suffers from some disadvantages such as narrow bandwidth
and large size due to its critical use of passive λ/4-transmission lines as impedance
inverters. In this work, a novel configuration is proposed, which promises to elim-
inate the above mentioned problems by replacing the λ/4-transmission line with
viii
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an adaptive, compact and broadband alternative. A highly linear, varactor-based
impedance transformer is placed at the output of the carrier amplifier, which per-
forms wideband load-modulation by adaptively biasing the varactors according to
the input signal envelope. Infineon’s BB837 varactors have been used to realize
the adaptive impedance inverter.
Three configurations, namely, a class AB, a conventional Doherty amplifier and
the proposed novel Doherty amplifier, have been designed, simulated and fabricated
using Transcom’s TC2571 GaAs pHEMT discrete transistors. The proposed Do-
herty amplifier has displayed superior performance to the other two designs. Power
added efficiency of more than 49.5% is achieved at maximum power level(33dBm)
over a wide bandwidth (1.8GHz-2.2GHz). The high power added efficiency has
been maintained within the 6-dB backoff power range. At 6-dB backoff point,
power added efficienciy is more than 45.3% within the bandwidth of 1.8GHz to
2.2GHz. Third order harmonic distortion has been better than -42dBc within the
entire power range over the above mentioned bandwidth. This verifes broadband
performance of the proposed circuit. Moreover, 50% size reduction compared to
conventional Doherty amplifier is achieved as a direct result of elimination of the
λ/4-transmission lines .
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The wireless communication industry is pushing the next generation technology
for higher data rates and broadband multimedia communications. Spectrum is
costly so complex modulation schemes are required to transmit maximum amount
of data with minimum spectrum occupation, which will result in complex signal
waveforms.
Variable envelope signals with high peak-to-average ratios have to be linearly
amplified and transmitted. This makes the power amplification block, the bot-
tleneck of the entire transceiver system. Although acceptable linearity can be
obtained from power amplifiers, it is almost always achieved at the expense of
reduced efficiency. With the industry’s demand for lower power consumption at
base stations and smaller battery sizes and longer battery lifetime in hand held
devices, tougher challenges are imposed on power amplifiers which are seemingly
1
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being urged to satisfy contradictory requirements. Another problem with amplify-
ing a variable envelope signal is that the power amplifier will be forced to operate
at backed off power region for most of its “on” time. This is specially a problem
for conventional power amplifiers which basically deliver their maximum efficiency
only at a single power level near saturation. In the recent years, linearity issues
have been somehow alleviated by linearization techniques such as digital predistor-
tion, but achieving acceptable power added efficiency and maintaining it over the
entire power level range remains to be a problem with no widely accepted solution.
Before moving to the motives of this research, we begin with a brief review of
power amplifiers and their classifications followed by a review of power amplifier
technologies. Subsequently, the focus of this work is detailed. Finally, this chapter
will be concluded by outlining the organization of this dissertation.
1.1 Power Amplifiers
1.1.1 Conjugate Match and Load-line Match
For linear, small signal amplifiers, maximum power is delivered to the load when










Figure 1.1: Optimum load resistance for maximum power delivery
However, this is not the case with power amplifiers where nonlinearities result in
gain compression. For this reason, in large signal amplifiers, there is an optimum
load Ropt for maximum power delivery, which is typically found by a method called
load pull. An estimate of the optimum impedance Ropt can be made by adjusting
the load so that the transistor current and voltage is maximized, as shown in Figure






where Vmin is the knee voltage, Vmax is the maximum device voltage limited by
breakdown voltage, Imin is the minimum drain conduction current and Imax is the
maximum conduction current that the device can tolerate.
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1.1.2 Output Efficiency and Power Added Efficiency
Since power amplifiers are classified in different categories based on efficiency, it
is necessary to review the precise definition of efficiency in the power amplifier
design. There are two typical definitions to characterize the efficiency of an RF
power amplifiers [2], “Output Efficiency” and “ Power Added Efficiency ”. Output





The above definition does not take into account the input power, Pin , and power
gain G , whose effects are significant in RF power amplifiers specially when gain











1.1.3 Power Amplifier Classification
Based on their maximum possible efficiencies, RF power amplifiers are classified
as class A, AB, B, C, D, E, F and S. In Class A, AB, B and C, the transistor
is considered as a transconductive device. The classification as A, AB, B, or C
describes the fraction of the full cycle, for which, current is flowing in the device.
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Such a fraction can be described as a conduction angle, which is the number of
degrees (out of 360) for which current is flowing. If current is always flowing, the
conduction angle is 360. As for Class D, E, F and S, the device acts like a switch.
In order to provide a background for the motivations of this research, it is essential
to briefly review the power amplifier classifications at this point.
1.1.3.1 Class A
Class A amplifiers are biased such that the variations in input signal occur within
the limits of cutoff and saturation. The input instantaneous voltage, Vi, is always
higher than the threshold voltage, Vt, so the drain(collector) current, Id, flows
during the complete cycle (360 degrees) of the input signal as shown in Figure
1.2. The center of the active region is set as the bias point. Class A operation
provides the maximum linearity among all classes of operation since no clipping
occurs under ideal circumstances. This, of course, comes at the price of reduced
efficiency. Theoretical maximum efficiency of Class A amplifier is 50%.
1.1.3.2 Class B
The conduction angle of the class B amplifier operation is 180 degrees, or one half
the input cycle as seen in Figure 1.3. The DC bias point is selected so that no
current flows in the device when there is no RF input. This is achieved by biasing
the transistor at its threshold voltage, Vt. Maximum theoretical efficiency of class
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Figure 1.2: Class-A mode
B mode is 78.5%. Although this class of operation can achieve greater efficiencies
than class A, linearity is compromised since the current waveform is significantly
distorted. In low frequency applications, this problem is solved by realizing the
class B mode of operation, in a push-pull topology as shown in Figure 1.4. In a
push-pull configuration, each transistor conducts only for half of a period cycle.
The two half-sine waveforms generated by the transistors, are combined to give the
complete output waveform as shown in Figure 1.5. At RF frequencies, the push-
pull arrangement is not viable due to difficulties in realizing the transformers. A
harmonic short, realize by a parellel LC is usually employed at RF frequencies to
filter out the harmonic components of the output signal and extract the funda-
mental component. The structure of the harmonic short will be more elaborated
in the next sections where class F mode of operation is discussed. The schematic
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Figure 1.3: Class-B mode









Figure 1.4: Push-pull class B amplifier with power combiner
1.1.3.3 Class AB
The operating point of the class AB operation is somewhere between class A and
class B. The collector current flows for more than 180 degrees but less than 360
degrees of the RF input signal as seen in Figure 1.7 . The linearity of a class AB















S S2 S3 S4
(c)








Figure 1.6: Schematic diagram of a class-B Power Amplifier
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Figure 1.7: Class-AB mode
power amplifier is closer to Class A operation and its efficiency closer to class B
operation. This enables the selection of operating point of the class AB amplifier
based on whether linearity or efficiency is the dominant requirement. Similar to
class B mode of operation, a harmonic short is required to extract the fundamental
component. Efficiency of Class AB amplifiers vary from 50% to 78.5%, depending
on the bias point.
1.1.3.4 Class C
In class C mode of operation, drain current flows for less than one-half cycle of
the input signal. The class C operation is achieved by setting the dc operating
point below cutoff. Conduction is allowed only on the portion of the input signal
that overcomes the reverse bias of the source gate junction as seen in Figure 1.8.
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Figure 1.8: Class-C mode
Although class C amplifiers are severely nonlinear, they provide highest efficiency
among the four classes of amplifier operations discussed. Theoretical maximum
efficiency of a class C amplifier is 100%.
Different classes of operation based on the device transfer characteristics are
summarized in Figure 1.9.
Switch-mode Amplifiers
In switch mode amplifiers, the active device departs from its function as a transcon-
ductive element and behaves as a switch. This results in minimum overlap of drain
(collector) voltage and current waveforms, which maximizes the efficiency. Class
D, E, F and S amplifiers are defined in this course of device behavior. Switch-mode











Figure 1.9: Power amplifier classes categorized based on the quiescent current
amplifiers are unquestionably nonlinear which means that information in the en-
velope of the input signal will be heavily distorted. This makes the switch-mode
amplifiers suitable for constant-envelope signals.
1.1.3.5 Class D
Class D amplifiers have been overshadowed by class E amplifiers which are dis-
cussed in next section. This is because class E amplifiers outperform class D am-
plifiers and offer more attractions. Figure 1.10 shows a class D amplifier schematic
diagram. It is made up of a two way switch, which is usually implemented using
two transistors. A series resonator is employed at the output. The resonator is
switched between a bypassed dc voltage and ground for alternate half cycles. Cur-
rent and voltage waveforms of the class D power amplifiers are shown in Figure
1.11. Assuming that the transistors are ideal, the Q factor of the resonator is
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high and the repetition cycle matches the resonant frequency of the LCR circuit,
theoretical maximum efficiency is 100%. In practice, though, the switches pose
problems at high frequencies in terms of parasitic reactances and driver require-






Figure 1.10: Schematic diagram of a class D power amplifier
1.1.3.6 Class E
Unlike other switch mode classes, the class E power amplifier promises potential
possibilities of implementation at high frequencies. This is mostly due to the
fact that, the class E amplifier can successfully achieve very high efficiencies in the
presence of parasitics without requiring a nearly ideal switch. A schematic diagram
of a class E amplifier is shown in Figure 1.12. The shunt capacitor at the output
of the switch is a key component. A series resonator follows this arrangement [3].
The idea behind class E mode of operation is that when the switch is open, the










Figure 1.11: Class D current and voltage waveforms
entire switch current will pass through the capacitor and the current will only pass
through the switch when the collector (drain) voltage is zero and hence, there is
no power loss in the switch. The voltage and current waveforms are depicted in
Figure 1.13. It is important to note that, the component values and the switch
frequency is chosen so that the switch will turn on at the exact moment that the
capacitor current reaches zero. As seen in Figure 1.13, the high peak voltage of
the shunt capacitor is a disadvantage of class E amplifiers [2].
1.1.3.7 Class F
The idea behind a class F amplifier is to simply add third order harmonics to the
output voltage fundamental component to make it look more like a square-wave
signal. This implies that the drain (collector) voltage is lower while current is
flowing, but higher while current is not flowing, and hence the increase in efficiency.






















Figure 1.13: Voltage and current waveforms of a class E power amplifier
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It has been derived in detail in [2] that this arrangement could maximize the
efficiency. A class-F amplifier is shown in Figure 1.14. It is pretty much like a
class B amplifier except that, instead of using a resonator at the output to extract
the fundamental, a λ/4-transmission line has been employed to trap even order
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Figure 1.14: Schematic diagram of a class F amplifier
1.1.3.8 Class S
In class S amplifiers, the input signal is converted to a constant envelope signal
using a pulse-width-modulator. The information in the envelope of the signal
is transferred to the duty-cycle of an oscillating reference. This is subsequently
applied to an inverter-like limiter which amplifies the pulse-width modulated signal.
The amplified original signal is then retrieved using a bandpass filter. Theoretically,
high linearity and efficiency are achieved but, in practice, problems arise since a
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broad bandwidth is required for the device to amplify pulse shaped signals [3].
The need for a clock signal with frequencies much higher than the input signal is







Figure 1.15: Schematic diagram of a class S amplifier
1.2 RF Power Amplifier Technologies
Several technologies are available for RF power amplifiers. Common benchmarks
for a comparative study of the available technologies are efficiency, linearity, power
gain, thermal conductivity, size, cost, integration level, breakdown voltage and
cutoff frequency. The typical values of these parameters for some of the most
common RF power amplifier technologies are summarized in Table 1.1 [4]. A brief
description of each technology follows.
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Technology GaAs HBT Si BJT SiGe HBT CMOS LDMOS
fT (GHz) 46 27(HF)
1 22(HV)2 44 (HF) 25 (HV) > 20 > 20
BVceo(V) 14.3 3.3 (HF) 6.2 (HV) 3.0 (HF) 6.0 (HV) 5 15
Thermal Conductivity (W/cm-C) 0.49 1.5 1.5 1.5 1.5
Normalized Cost 1mm2 1 0.3 0.3 < 0.2 0.3
Wafer Size 6” wafer 8” wafer 8” wafer 12” wafer 8” wafer
PAE >40% > 30% > 30% >30% > 35%
Linearity great good good good good
Power Gain great good great poor poor
Integration Level poor good good great good
Table 1.1: Common technologies for RF power amplifiers
1.2.1 Si-BJT and CMOS Power amplifiers
Since the entire digital communication world is dominated by Si-based devices,
it is natural that the attention of the designers have turned to realization of RF
circuits in Si-based technologies. The possibility of integration of the entire system
in a single chip has been very appealing although, obviously, this will cause numer-
ous problems such as cross-coupling and noise. Si-based devices such as Si-BJT
and CMOS enjoy high thermal conductivity and good 1/f noise as well as low
cost. However, they suffer from poor linearity and high substrate loss. Presence
of parasitics limits very high frequency applications as well. For power amplifier
applications, high power levels can not be achieved with CMOS due to the low
breakdown voltage. CMOS power amplifiers are also larger than their SiGe or
GaAs counterparts for the same functionality. This is because CMOS devices, un-
like GaAs or SiGe HBT technology which incorporate vertical transistors, become
rapidly larger when scaled up to accommodate high output powers. The cross
sections of an Si-BJT transistor and an NMOS transistor are shown in Figure 1.16
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Figure 1.17: NMOS cross-sectional structure
1.2.2 LDMOS
The laterally diffused MOSFET (LDMOS) is a suitable choice for high power
applications which can be realized in standard CMOS process. High breakdown
voltage is achieved by using high resistivity Silicon. High bias voltage of LDMOS
devices makes them suitable for base-station applications rather than hand-held
ones. Unlike HEMTs that require a negative bias for the gate, LDMOS requires a
single polarity supply since it is an enhancement mode FET. Major disadvantages
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of LDMOS are poor linearity and lower efficiency compared to GaAs HEMT and
GaAs HBT. Silicon LDMOS has dominated the market of devices in the GSM and
WCDMA base-stations, primarily because of low cost and acceptable performance
[5]. As shown in the cross-sectional structure in Figure 1.18, LDMOS consists of a
p-doped layer of silicon underneath the n-type channel to isolate it from ground.
The source is grounded using p+ sinkers that run vertically from the source contact
at the surface through to the bottom of the substrate.
poly-Si








Figure 1.18: LDMOS cross-sectional structure
1.2.3 GaAs HBT
The HBT3 can provide faster switching speeds than silicon bipolar transistors
mainly because of reduced base resistance and collector-to-substrate capacitance.
Since GaAs has a poorer thermal conductivity compared to silicon, its thermal
effects are higher than BJTs. The HBT has also higher current gain and power
3Heterojunction Bipolar Transistor
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density. The base region in the HBT can be made thinner and more heavily doped
than in a normal BJT, decreasing the electron transit time and base capacitance,
without increasing the base resistance [5] and hence, the high-frequency perfor-
mance. However, HBTs suffer from high cost and low integration level. As shown
in the cross-section shown in Figure 1.19, GaAs HBTs are fabricated using p-type
GaAs in the base sandwiched between n-type GaAs in the collector and a layer of
n-type AlGaAs in the emitter. The ohmic contacts to the emitter and collector are















Figure 1.19: GaAs HBT cross-sectional structure
1.2.4 SiGe HBT
In order for better integration with Si-based devices, HBTs have also been fabri-
cated using SiGe instead of AlGaAs in GaAs. Recent technologies have overcome
the speed limitations of conventional silicon technologies. GaAs HBTs allow lower
supply voltages due to a lower base-emitter turn-on voltage compared to GaAs
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HBTs. The possibility of using larger wafers, better strength and thermal con-
ductivity are other advantages over GaAs. In SiGe, between 10% to 20% of the
silicon atoms are replaced by germanium. This will create a built-in electric field
that results in acceleration of the carriers across the base due to reduction of the
base transit time. Therefore, the fT of the SiGe HBT is higher than a silicon BJT.
The ultimate achievable power of SiGe devices is limited due to the low breakdown
voltage of silicon technology. The cross-section of a SiGe HBT device is shown in
Figure 1.20. The SiGe HBT uses a moderately doped p-type base of SiGe sand-
wiched between a lightly doped n-type collector and an n-type emitter, both of
silicon. For power devices, a thick collector with light doping is frequently used to
increase the base-collector breakdown voltage and also to improve linearity, even
though the resulting current density (and output power) will still be smaller than
for the GaAs HBTs [5].










Figure 1.20: SiGe HBT cross-sectional structure
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1.2.5 GaAs HEMT
The High Electron Mobility Transistor (HEMT) has a very similar structure to
MESFET. The channel between the gate and the GaAs substrate is formed by
an AlGaAs layer. HEMTs have also been fabricated using newer material struc-
tures, such as the pseudomorphic-HEMT (AlGaAs-InGaAs layers on GaAs), or
the lattice-matched InP HEMT (AlInAs-GaInAs on an InP substrate) recently [5].
There is an important difference between HEMT and MESFET which results in
higher gain and extended frequency performance in HEMTs. In MESFET devices,
since the channel is doped, the ionized donors scatter the electrons. Therefore, the
electron mobility is degraded due to high parasitic resistances. In HEMT devices,
the channel and electron source are in different layers so there are no impurities
in the channel. This results in a trapped layer of electrons (a two-dimensional
“electron gas”) having high saturated electron velocity under the compound semi-
conductor which explains HEMT’s better performance compared to MESFETs.
While HEMTs are inherently more efficient than HBTs, by properly tailoring the
HEMT layers, increased linearity can also result. Although the current density is
lower than HBTs, multiple heterojunctions can be created to increase the power.
Figure 1.21 shows the cross-section of a GaAs pHEMT transistor. For realization
of the present work, GaAs pHEMT devices have been used. TC2571 GaAs pHEMT
transistors from Transcom company (Appendix A) have been employed to realize
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the design. A photograph of the die of this transistor is shown in Figure 1.22.
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Figure 1.21: GaAs pHEMT cross-sectional structure
Figure 1.22: Transcom’s TC2571 Pseudomorphic-HEMT
1.3 Research Focus
One of the promising methods for efficiency enhancement in the backed-off power
region is the Doherty power amplifier, named after W.H. Doherty. It was intro-
duced in 1936 [6] and was used to enhance the efficiency of traveling wave tubes
in the lower power regime. Due to its simple concept, ease of implementation, and
promising potential for efficiency enhancement, it has recently gained a lot of at-
traction for applications in modern wireless systems such as WCDMA, OFDM, and
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WLAN, in which, variable envelope signals are involved. Although Doherty ampli-
fiers can achieve significant efficiency enhancement in the backed-off region, they
suffer major drawbacks. The Doherty amplifier has a narrow bandwidth, which is
mainly because the Doherty amplifier employs a passive λ/4-transmission line as
an impedance inverter for load modulation. The large size of the λ/4-impedance
inverter in common wireless communication frequencies is another drawback which
is the main obstacle for realizing a compact Doherty amplifier. As the main con-
tribution of this research, a novel topology for the Doherty amplifier is proposed
which tries to overcome the above mentioned problems by eliminating the λ/4-
impedance inverter and replacing it with a compact and broadband alternative.
The proposed circuit has been designed, simulated and fabricated. As a result of
this research, a provisional patent has been filed in the United States with the
reference number of “No. 60/936,151”’4 on 18 June 2007. Publications regarding
this work are pending to be submitted after protection issues are resolved.
1.4 Dissertation Organization
Chapter 2 revisits the most common efficiency enhancement techniques. A litera-
ture review is carried out. Advantages and disadvantages of different approaches
are briefly explained. The Doherty amplifier is discussed next and different aspects
4NUS ILO reference:OOI BL 01-US/PRV
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and characteristics of the technique are detailed. The mechanism of efficiency en-
hancement in Doherty amplifiers through load modulation is comprehensively for-
mulated. A review of major research works on Doherty amplifiers in recent years
is also covered. Chapter 3 explains the drawbacks of the conventional approach in
detail and a novel load modulation technique with the potential to overcome the
mentioned problems is proposed. In chapter 4, the theoretical development of the
proposed topology is presented. Detailed study of the models used for the devices,
load pull theory and characteristics of the adaptive impedance transformation are
covered. In chapter 5, the proposed circuit is challenged through simulations and
measurements. Simulation results are compared with measured data from fabri-
cated modules. Measured results from conventional approach and the proposed
topology are compared. Chapter 6 concludes the dissertation with a discussion on
the objectives achieved.
Chapter 2
The Doherty Power Amplifier
2.1 Efficiency Enhancement Techniques
There are two major problems with power amplifiers in modern communication
systems. Firstly, power amplifiers generally deliver their maximum achievable ef-
ficiency at a single power level, which is somewhere near maximum output power.
If the power is backed off from that single point, the efficiency will decrease. Since
modern communication systems require amplification of a variable envelope signal
with high peak-to-average ratios, power amplifiers are forced to work in the power
back-off regime for most of their “on” time. The second problem is the difficulty
in preserving the information carried in the envelope of the signals. Usually, the
amplitude modulation information of signals will be heavily distorted especially
near the maximum power level. “Efficiency enhancement techniques” have been
26
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available for many years [2]. They mainly deal with the first problem but they
certainly affect the second problem as well since linearity and efficiency are closely
interrelated. Some techniques can be used to improve either efficiency or linearity,
focusing on one as the primary design target. This chapter discusses the techniques
that mainly deal with improving the efficiency under variable envelope conditions.
2.1.1 Envelope Elimination and Restoration (Kahn Tech-
nique)
First demonstrated by Kahn in 1956 [7], Envelope Elimination and Restoration
(EER) is a technique to provide high efficiency and linearity using a switch-mode
amplifier and a linear low frequency modulator. EER technique is a more efficient
alternative for conventional class AB amplification. A block diagram of the EER
system is shown in Figure 2.1. The basic idea is that the input signal is passed
though a limiter so that the possibility of AM-PM distortion is eliminated and the
phase information is preserved. The signal is then amplified using a switch mode
nonlinear amplifier. The envelope of the signal, on the other hand, is retrieved by
passing a sample of the input signal through an envelope detector and amplifying it
using a voltage supply modulator. This, in return, is used to modulate the output
signal to result in an undistorted amplified signal with the original waveform. Since
the switch mode amplifier could be considered as a voltage source, the output signal
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amplitude could be linearly modulated with bias supply. In practice, the process of
supply modulation of the power amplifier requires a significant amount of power. If
this process could be carried out with 100% efficiency, the overall efficiency could
be maintained over the entire envelope range. One potential problem with this
technique is poor bandwidth. Highly efficient amplification of broadband envelope
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Figure 2.1: Envelope elimination and restoration
2.1.2 Bias Adaptation (Envelope Tracking)
Bias Adaptation or Envelope Tracking (ET) technique [8] is in many ways similar
to Envelope Elimination and Restoration (EER) technique. The difference is that
the main power amplifier can be any conventional device and input drive contains
both envelope and phase information (no limiter is used). The envelope tracking
path decreases the DC bias voltage for the low power input signals and increases it
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Figure 2.2: Block diagram of Envelope tracking technique
at the high power regime and hence the improvement in efficiency. Figure 2.2 shows
the block diagram of the system. The envelope tracking technique appears to be
more viable than the EER technique since there is no need to accurately replicate
the signal envelope anymore. Practical implementations of ET technique [8],[9],[10]
suffer from integration issues with the dc-to-dc converter and gain variation during
the bias adaptation.
2.1.3 Switched Dynamic Biasing Technique
From the definition of power efficiency in section 1.4, it is obvious that an increase
in efficiency can be achieved by reducing dc power consumption. This is typically
carried out by reducing either the DC current (DCB) or DC bias voltage (DVB) or
both. The problem with these approaches is that as the DC current is decreased
dynamically as a means of maintaining high efficiency, the gain of the amplifier is
reduced significantly. It is found that the gain variation in Envelope Tracking(ET)







Figure 2.3: Switched dynamic biasing technique
and Envelope Elimination and Restoration(EER) technique, are mainly due to
the decrease in drain (collector) current density. In order to overcome this issue,
switched dynamic biasing techniques have been proposed [11] to keep the current
density constant as the input power level changes. Low-loss switches have been
utilized to switch on/off a number of parallel transistors according to the input
power level as shown in Figure 2.3. As the input power increases more transistors
are switched on while the current density of all transistors remain constant and
hence the constant gain. The drawback of this approach is the difficulty to realize
high isolation when the switch is turned off and low insertion loss as the switch is
turned on.
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2.1.4 Chireix Outphasing Technique (LINC Amplifier)
LINC1 Amplifier was introduced by Chireix in 1935 [12]. As illustrated in the block
diagram in Figure 2.4, the idea of the Chireix Amplifier is to decompose a variable
envelope signal
Sin(t) = A(t). cos(ωt+ φ(t)), (2.1)
into two outphased constant envelope signals
S1(t) = cos
(





ωt+ φ(t)− cos−1(A(t))) . (2.3)
These two signals can then be combined together after being amplified separately
using two highly efficient (and possibly nonlinear) amplifiers. The resulting output
Sout(t), will be
Sout(t) = G[S1(t) + S2(t)] = 2GA(t). cos(ωt+ φ(t)). (2.4)
This is also known as out-phasing technique.
1LInear amplification using Nonlinear Components
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Figure 2.4: Block diagram of Chireix outphasing amplifier
2.2 The Doherty Technique
The Doherty Amplifier, first demonstrated in a classic paper by W. Doherty [6],
primarily focuses on improving the efficiency in the backed-off region. As men-
tioned earlier, conventional power amplifiers are basically most efficient near the
maximum output power. This degrades the average efficiency when a variable
envelope signal with high peak-to-average ratio has to be amplified. Ideally, a
constant maximum efficiency has to be maintained over the entire envelope range.
The technique was originally applied to high power tube amplifiers but its sim-
plicity and the novel idea behind it, has made it attractive, in recent years, for
re-invention in solid-state applications.
2.2.1 Principles of Doherty Amplifier
In order to understand how the Doherty technique can improve the efficiency in
backed-off power levels, we have to look into the nature of efficiency roll-off at lower
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power levels. This will help to understand how load modulation can lift-up the
efficiency curve in backed-off power regime. Let’s consider a conventional Class-B
amplifier as was previously shown in Figure 1.6. The theoretical efficiency of a
class B power amplifier is shown in Figure 2.5. The optimum load for load line
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Now if we decrease the input power by a factor of k2 (k = vi
Vmax
) , the fundamental


























This shows that the efficiency decreases by a factor of k if the input power is
decreased by a factor of k2. Looking carefully at equation 2.10, it can be seen
that if the load could be adaptively increased (modulated) in proportion to k as
the input power decreases in proportion to k2, the efficiency would have remained
constant regardless of input power level. This is the main idea behind the Doherty
technique. In a nutshell, a Doherty amplifier employs load modulation to keep the









Figure 2.6: Load line projection of (a) a class B power amplifier and (b) a Load
modulated amplifier for constant efficiency
efficiency at constant maximum over a range of power back-off. Equation 2.10 also
implies that increasing the load impedance with decreasing input power will result
in constant output rail-to-rail voltage over a range of input power levels. This is
illustrated in Figure 2.6, where the dynamic load line of a load modulated power
amplifier is compared with the one of a conventional Class-B. In fact the reason
for increasing the load impedance is to allow the output voltage, a full rail-to-rail
swing within a range of input power.
Obviously, it is a physical challenge to dynamically modify the load impedance
as the input power changes [2]. The other immediate problem with this approach
is that even if this challenge could somehow be overcome, the amplifier would be
inherently nonlinear even if an ideal device is used because the output power will
decrease in proportion to k instead of k2. So the enhancement in efficiency would
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come at the price of a heavily distorted output waveform. In fact, both above
mentioned problems, realizing the level-dependent impedance and the nonlinearity
issue could be solved at the same time by Doherty’s genius invention. Unlike the
conventional power amplifier in which the RF load is considered a fixed, physi-
cally passive entity, Doherty amplifier employs a second, phase-coherent source to
modify the load seen by the first.This configuration should not be mistaken with
the Travelling wave amplifier despite the similarities in their structure. In a TWA
multiple active devices are connected in series so that the parasitics of the gate
port and the drain port build a transmission line network and thus they are can-
celled out. Unlike the Doherty Power Amplifier all the transistors in a TWA are
biased at the same point and the contribute equally to the output power while in a
Doherty structure the Main and the Peak amplifier are biased differently and the
contribute to the output power differently at different input power levels. Figure
2.7 shows two current generators driving a single load. If source 2 is set to give
zero current, source 1 will see a load resistance of RL. If both sources contribute























Figure 2.8: Block diagram of a Doherty amplifier








This shows that the impedance seen by either of generators can be pulled by
changing the magnitude and phase of the other. In Doherty amplifiers, generators
are considered to be the transconductances of possibly different transistors. For
convenience, the transistors are termed “carrier” and “peak” devices [2]. Figure
2.8 shows a basic block diagram of a Doherty Amplifier. As the input drive is
decreased, both transistors contribute to the load current until a certain threshold
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point, which is conventionally 6-dB lower than the maximum combined power.
Below this point, the peak amplifier shuts down, leaving only the carrier amplifier
active. In practical implementations, the carrier amplifier is operated in class
AB or class B while the peak amplifier is biased at deep class C to facilitate its
shutdown at a certain drive level. In fact, the Doherty technique makes use of
the dis-similarities between the two elements to open up opportunities to improve
the efficiency through active load pull. A λ/4 impedance transformer is placed
between the load and the carrier amplifier. This is a key element that acts like an
impedance inverter. It makes the impedance seen by the carrier amplifier decrease
while the peak amplifier current, Ip, increases. A second λ/4 transmission line is
placed before the peak amplifier to compensate for the 90 degree delay imposed
by the first λ/4 transmission line, placed after the carrier amplifier. This makes
the output currents of the carrier and peak amplifier to combine in-phase. The
λ/4 transformer is narrow-band and bulky in common frequencies used for wireless
communications. This is the main obstacle for realization of broadband and highly
integrated Doherty amplifiers.
The second problem associated with the load modulation technique was the
inherent nonlinearity as mentioned before. Looking at the Doherty configuration,
the output power increases in proportion to the input power level in a “square root”
fashion. Meanwhile, the peak amplifier gives a “three-half” power transfer charac-
teristic due to the upward load-pull effect[2]. The combination of the two power
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Figure 2.10: Schematic diagram of a Doherty amplifier
transfer characteristics results in an overall linear power response as shown in figure
2.9 while at the same time, efficiency has been kept at its maximum level above
the 6-dB back-off point, up to the maximum power level. Figure 2.10 shows the
schematic diagram of a Doherty amplifier and Figure 2.11 shows current/voltage
relationships of the carrier and peak amplifiers. Above the 6-dB back-off point,





(1 + ζ), (2.15)



























0 ≤ ζ ≤ 1.
ζ = 0 corresponds to the 6-dB back-off point and ζ = 1 corresponds to the maxi-
mum power level. It is assumed that both carrier and peak amplifier are identical




















2.2 The Doherty Technique 41
It can be seen that at the maximum power level




ZmT = Zp = Ropt. (2.20)
The relationship between the input and output voltages and currents of the λ/4-
transmission line are







= Z2T . (2.22)
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The amplitude of the RF voltage swing at the output of the carrier device is



































ZT + ζ (ZT −Ropt)
]
. (2.25)
If we choose ZT = Ropt, the carrier device output voltage will become independent
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knowing that ZT = Ropt
Vp = ImRopt. (2.28)
Equation 2.28 and Figure 2.11 show that the power delivered to the load is linearly
proportional to the input power. The final maximum power is twice as large as
the power of each device. Assuming that the efficiency of both amplifiers is pi/4
at maximum swing voltage, corresponding to class B operation, discussed in detail
in section 2.2.1, the efficiency of each device will drop proportionally as the RF
voltage swing decreases. For the low power regime, only the carrier device is active.
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It can be easily seen that the efficiency will reach its maximum pi/4 limit with both
the maximum power condition vin = Vmax and 6 dB backoff point vi = Vmax/2. For
vi ≤ Vmax/2, efficiency rolls off. Figure 2.12 shows the efficiency of the Doherty
amplifier [2].
Let’s now take a closer look at how the impedance transformation takes place.
Below the break-point, the Doherty amplifier looks like the one shown in Figure
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Figure 2.12: Power added efficiency of a Doherty amplifier versus power backoff
2.13. The λ/4-transmission line with ZT = Ropt transforms an impedance of Ropt/2
to 2Ropt, which is twice as large as the optimum impedance for the carrier amplifier.
At this point, the carrier device’s output voltage swing reaches saturation with only
half of the maximum input drive. This is exactly the point where the peak device
is turned on to contribute to the load current and reduce the impedance seen by
the carrier amplifier. This way, the carrier amplifier current can increase while its
rail-to rail voltage swing remains constant. With its output voltage swing kept
constant, the carrier amplifier can retain the constant maximum efficiency within
the whole power range above the break-point. At maximum power level, as shown
in Figure 2.14 , carrier and peak amplifiers supply equal maximum current to the
load. The impedance seen at the input of the λ/4-transmission line will, therefore,
become Ropt. Figure 2.15 shows the pulling effects on the impedances seen by the
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Figure 2.14: Doherty configuration above the break-point
Realization of defined characteristics of the peak amplifier brings a lot of prob-
lems. It is required for the peak amplifier to remain shut-off up to a certain break
point (6-dB backoff from the maximum level in conventional Doherty power am-
plifier). The most straight forward way to obtain such a performance is to bias it
in deep class C mode [2]. Another problem with the peak amplifier is that, once










Figure 2.15: Load pulling effects on the carrier and peak amplifier
turned on, it has to race up to the maximum current with only half as much in-
crease in the input drive. This implies that the peak amplifier should have double
the periphery of the carrier amplifier. There are several practical problems involved
with this configuration due to nonlinearities associated with a class-C amplifier.
There are also gain, device periphery and breakdown issues. It turns out that it is
possible to overcome these issues by applying certain techniques to the peak am-
plifier. Uneven power drive and bias tracking are some of the recently developed
techniques which are discussed in the following sections.
2.2.2 Extended Doherty Amplifier
The threshold point for improved efficiency in the classic Doherty amplifier was
the 6-dB back-off point. Raab [13] showed that the peak efficiency region can be
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extended by using different transistors with different transfer characteristics re-
sulting in so-called “asymmetrical Doherty power amplifier” which, in fact, is a
generalized Doherty amplifier. The asymmetrical Doherty amplifier is most useful
in applications where the envelope peak-to-average ratio is higher than 6-dB. The
ratio between maximum currents of the carrier and peak amplifier is now a new
design parameter which can stipulate the back-off break point [2]. Figure 2.16
shows the efficiency of an assymetrical Doherty amplifier for which the breakpoint
has been set to -12 dB backoff level. It is important to note that as the break-
point is extended, a dip in efficiency will appear in the medium range between
the breakpoint and the maximum power efficiency peaks. The dip will be deeper
as the range of efficiency enhancement increases. Peak power added efficiencies
at ranges as wide as 15-dB back off from maximum power have been reported
[14]. Figure 2.17 shows the voltage and current for a typical asymmetrical Doherty
power amplifier.
2.2.3 Doherty Power Amplifier with uneven power-divide
In this configuration, higher input power is delivered to the peaking cell compared
to the carrier cell for eliminating the need for a higher device periphery for the
peaking cell. Optimizing linear power operation, especially for appropriate load
modulation, is a second advantage. Both cells are matched differently to further
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Figure 2.17: Current and voltage characteristics of assymetrical Doherty amplifier
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optimize the performance [15]. This way, similar cells can be used as carrier and
peak amplifiers. Reported results [16],[17] show that with an uneven power di-
vide between carrier and peak amplifier optimal load modulation can be obtained.





Uneven Power Divide 
Figure 2.18: Doherty amplifier with uneven power divide
2.2.4 Doherty Amplifier with offset lines
It has been assumed by far that in the lower power regime when the peak amplifier
is turned off, it has an ideally infinite output impedance. For a real device, however,
this assumption is not true. In fact, the peak amplifier has a pretty low output
impedance when it is shut down. This has inspired designers to employ offset lines
at the output of carrier and peak amplifiers to adjust the circuit for the optimum
output impedances at different power levels [18]. Figure 2.19 shows the block
diagram of the proposed improvement. With proper selection of the offset line
lengths and characteristic impedances, it is possible to fully match the carrier and
2.2 The Doherty Technique 51











Figure 2.19: Doherty amplifier with offset lines
2.2.5 Doherty Amplifier with Envelope Tracking
It has been well demonstrated in previous sections that the peak amplifier is a
demanding part of the Doherty amplifier. Envelope tracking method is one of
the approaches taken by designers to alleviate the peak amplifier’s stringent re-
quirements. Figure 2.20 shows a block diagram of a Doherty amplifier employing
envelope tracking. An envelope detector extracts the envelope of the input signal
and modifies the bias of the peak amplifier adaptively. The peak device is biased
to operate at deep class-C (or virtually shut down) for the low power levels. The
bias will change adaptively making the peak amplifier contribute more current to
the load as the input power level increases. At the maximum power level, the peak
amplifier will have the same bias as the carrier amplifier and its current contribu-
tion to the load will be equal to the carrier amplifier. Thus, the bias adaptation
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can help the peak amplifier to make up for the extra periphery it needs to catch up
with the carrier amplifier. Therefore, identical devices can be used as carrier and
peak amplifiers. Figure 2.21 shows the performance of the bias adaptation tech-
nique compared to the one with no bias adaptation. Practical implementations
[19][20][21] have used detector diodes for envelope detection, video processing and
wave-shaping in bias adaptation circuits.








Figure 2.20: Block diagram of a Doherty amplifier with bias adaptation
2.2.6 Multi-stage Doherty Amplifier
In section 2.2.2, asymmetrical Doherty amplifiers were discussed. It was shown
that by using dissimilar devices for the carrier and peak amplifier the breakpoint
can be stipulated. The disadvantage of that approach is that extending the high
efficiency region will result in a drop of efficiency between the peak points. A
multistage Doherty amplifier maintains the maximum efficiency over a wide range
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Figure 2.21: Bias adaptation for peak amplifier
without significant drop throughout the backoff region. The block diagram of an
N-stage Doherty amplifier is shown in Figure 2.22. It consists of several Doherty
amplifiers nested together so that the carrier amplifier of a Doherty amplifier is
a Doherty amplifier by itself and so on. With proper matching and biasing, a
flat high efficiency can be achieved in the backed off region. Figure 2.23 shows
the efficiency of a multi-stage Doherty amplifier in comparison with that of an
assymetrical Doherty power amplifier. Up to 3-stage Doherty amplifiers have been
implemented and reported [22].
















Figure 2.22: Block diagram of N-way Doherty amplifier
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Figure 2.23: Efficiency of a multi-stage Doherty amplifier
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2.2.7 Doherty Amplifier with active power splitter
One of the disadvantages of the conventional Doherty amplifier is that the required
passive elements such as the input power splitter and the quarter wave impedance
inverter have a large size. Therefore, realizing a highly integrated Doherty amplifier
brings numerous physical challenges. Research has been going on to alleviate this
issue by novel topologies and replacing these elements with compact alternatives.
In order to address these issues, several novel techniques have been demonstrated
which will be discussed in following sections. An active power splitter was proposed
by J. Kim et al [1], which substitutes the input power splitter in order to reduce
the size of the Doherty amplifier to make it suitable for handset applications. The
schematic diagram of the proposed circuit is shown in Figure 2.24. According to
the authors no compromise has been made in power amplifier performance except
that the bandwidth of the circuit is poor.
2.2.8 The Series-type Doherty Amplifier
The series-type Doherty amplifier was reported by J.Jung et al [23]. The brilliant
idea behind this approach is to place the carrier amplifier in series with the peak
amplifier as shown in Figure 2.25. The input of the peak amplifier is driven by
the output of the carrier amplifier through a carefully designed matching network.
This way, the need for a bulky, hybrid power splitter is eliminated. Promising
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Figure 2.24: Schematic of the active phase splitter proposed in [1]






Figure 2.25: Series-type Doherty amplifier
2.2.9 Linearizing The Doherty Power Amplifier
It was shown in section 2.2.1 and Figure 2.9 that a Doherty amplifier is a linear
amplifier in ideal conditions. The nonlinearities caused by the load modulation will
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theoretically cancel out one another and the overall input-output power response
will be linear. However, things are different in practice. Any mismatch or practical
imperfection in the peak amplifier will cause the Doherty amplifier to suffer severe
linearity issues. Several methods such as feedforward and predistortion techniques
have been used to “linearize” the Doherty amplifier. There are several practical
considerations in the implementation of feedforward systems. The error amplifier
[25] must be highly linear, which results in a low efficiency topology (e.g. Class A)
and limits the total efficiency of the feedforward system [26]. The most promising
technique to linearize a power amplifier is “digital predistortion”. It consists of an
arrangement at the input of the power amplifier which modifies the input signal
at the baseband level and suppresses harmonic components at the output of the
amplifier. Thus, the overall configuration performs in a linear fashion [27] [28]
















Figure 2.26: Block diagram of a digital predistorter
Chapter 3
A Novel Topology for the Doherty
Amplifier
3.1 Problems With The Conventional Approach
It has been discussed earlier that the conventional Doherty amplifier employs a
λ/4 transmission line to invert the load pulling effect of the peak amplifier. This
is because the impedance seen by the main amplifier has to decrease as the input
power drive increases. The conventional usage of the passive λ/4 transmission line
is the origin of numerous problems. These problems are discussed in this chapter
before introduction of a new approach which promises to eliminated these issues.
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3.1.1 Large Size
At frequencies used for wireless telecommunications, the λ/4 impedance inverter
appears to be large and bulky. With the current trend of RF transceivers toward
miniaturization and the ongoing downscaling of the semiconductor components,
this is specially a barrier against realization of highly integrated Doherty power
amplifiers. The most commonly used solution for this problem is to realize the
impedance inverter using lumped components [30], [31]. Figure 3.1 shows a pi-
network arrangement that can replace the λ/4 transmission line and act like an









Although this configuration can significantly reduce the design size [32] [33], it
imposes bandwidth problems. This will be explained in the next section. A novel
topology will be proposed shortly which promises to overcome the size issue.
L
CC
Figure 3.1: Lumped-element realization of the transmission line
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3.1.2 Bandwidth
The λ/4 transmission line has a narrow bandwidth. Theoretically, it only works
as a perfect inverter at a single frequency. This is a major disadvantage of the
Doherty amplifiers with the conventional approach. The problem is even more
severe with the lumped component alternative discussed in the previous section
since it has a narrower bandwidth. The bandwidth of the λ/4 transmission line
depends on its termination impedance. The closer the termination impedance is to
the characteristic impedance, the wider is the bandwidth. The Doherty amplifier
requires the λ/4 impedance inverter to transform a load impedance of Ropt/2 to
2Ropt in the lower power regime. The bandwidth of this transformation is shown in
figure 3.2 for both a λ/4 transmission line and its lumped-component equivalent.
The narrow bandwidth of the Doherty amplifier is an important problem and to
the best of the author’s knowledge, no research has been reported in the literature
in this regard. The novel topology presented in this dissertation shows promising
potentials to overcome the bandwidth issue.
3.1.3 Effect of Parasitics on Load Modulation
The analysis presented in section 2.2.1 assumed that the the carrier and peak
devices were ideal in the sense that the impedance introduced to the output of
each device is directly seen by the device current generators. This is obviously
3.1 Problems With The Conventional Approach 61











4/O  microstrip line 
S -network equivalent
(GHz)














4/O  microstrip line 
(GHz)
Figure 3.2: Bandwidth of a λ/4-transmission line compared to its lump element
equivalent
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not true when real devices are involved. The impedance seen at the output of
the carrier and peak amplifier are modified by the parasitic capacitors (such as
drain capacitance) and inductors (such as bond wires). In other words, the load
impedance seen from the device lead reference plane is different from the one seen
at the current generator reference plane. The very important point that should
be carefully noted is that there is a subtle difference between compensating for
parasitic effects in typical matching problems with fixed passive loads and the
problems in which load pulling effects are involved. In the former, the parasitics
could be compensated for, by absorbing them in matching components while in the
latter, the solution is not trivial. Since the load is being modified at different power
levels, it is impossible to compensate for the parasitics and produce the required
load impedance at every power level with a static matching network. Figure 3.3
shows a current generator driving a load with the parasitics in between. For the
correct Doherty operation, the impedance seen at the lead of the transistor is pulled
from 2Ropt to Ropt as the power level increases from the backoff breakpoint to the
maximum power level but the impedance seen at the current generator does not
follow the same trajectory due to the existence of parasitics.
The above discussion implies that simply inverting the load impedance may
not deliver the performance required for the Doherty operation. Higher degrees
of freedom are required to present the suitable impedance to the lead of the tran-
sistor for the entire power level range. The synthesis of proper impedances for
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the carrier amplifier at every power level requires a more sophisticated impedance
transformation approach which is the subject of this research.











Figure 3.3: Effect of device parasitics on load modulation
3.2 The Novel Impedance Transformation
The problems associated with the λ/4 impedance inverter, used in the conventional
Doherty amplifier, have been well elaborated in previous sections. In this section,
an alternative topology is proposed which could emulate the function of the λ/4
impedance inverter while eliminating its disadvantages. The principle idea is pre-
sented in the following sections and the theoretical development of the concept is
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carried out subsequently.
3.2.1 Envelope Tracking for Load Modulation
In section 2.1.2, the application of envelope tracking in efficiency enhancement
was discussed. Also in section 2.2.5, it was shown that envelope tracking could
be used to dynamically modify the peak amplifier bias in order to avoid high
periphery devices. The principle behind this technique was to feed the envelope
information separately to the peak amplifier so that it could somewhat adjust itself
for optimum efficiency for the entire power range. The idea of this work is to employ
the envelope tracking not only for bias adaptation of the peak amplifier, but also
for impedance transformation required for the carrier amplifier. The block diagram
of the proposed structure is shown in Figure 3.4. The envelope detector serves for
two purposes now. Firstly, it controls the bias of the peak amplifier. Secondly,
it controls a “special” piece of circuit which presents the required impedance for
the carrier amplifier dynamically according to the input signal envelope. It should
be noted that since this “special” piece of circuit introduces a phase delay in the
carrier amplifier path, means should be provided to compensate for this delay in the
peak amplifier path so that the output currents of the carrier and peak amplifier
combine in-phase. Hence, a second circuit is placed before the peak amplifier to
compensate for the delay caused by the first. The details of this piece of circuit,
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Figure 3.4: Block diagram of proposed topology
3.2.2 Adaptive Impedance Matching
In section 2.2.1, it was shown that in order for the Doherty amplifier to work, it is
required for the load seen by the carrier amplifier to travel from 2Ropt to Ropt as the
power level increases from backoff breakpoint to the maximum power level (Fig-
ure 2.15). In this section, an adaptive topology is proposed which can synthesize
the required impedance at the output of the carrier amplifier for optimum Do-
herty operation. Figure 3.5 shows the general schematic diagram of the proposed
topology. It consists of a pi-network similar to the one discussed in section 3.1.1.
Shunt capacitors have been replaced by variable capacitors which can be modified
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using control signals based on the input signal envelope. The variable capacitors
C1 and C2 can be realized using single varactor diodes or possibly multi-varactor
topologies which will be discussed in next sections. In order to understand how the
impedance transformation takes place, two extreme cases are distinguished without
losing the generalization of the problem. Case I explains the impedance transfor-
mation required for the lower power regime (below the backoff breakpoint) and




Figure 3.5: Adaptive impedance transformation
Case I:
The desired load impedance required for the carrier amplifier in the lower power
regime is 2Ropt. For the arrangement in Figure 3.5, let’s assume that the variable
capacitor C1 is set to be equivalent to a capacitor C, while C2 is set to zero. The
equivalent circuit of this condition is shown in Figure 3.6. This is, in fact, a simple
LC matching network which will transform the load impedance Roptto 2Roptwith
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Ropt = ωL. (3.4)
The load impedance seen by the carrier amplifier is, indeed, in agreement with
Doherty operation requirement seen in Figure 2.15.
Case II:
At maximum power level, it is important to note that the load impedance seen by
the carrier device has changed due to the peak amplifier’s load pulling effect. Since
the peak amplifier contributes equal current to the load as the carrier amplifier,
the load impedance seen by each will be 2Ropt. Now let’s assume that this time, C1
is set to zero and C2 is equivalent to capacitor C. The equivalent circuit is shown
in Figure 3.7 which, satisfying the same conditions as equation 3.3 and 3.4, will
transform an impedance of 2Ropt to Ropt. This is indeed the required impedance
for the carrier amplifier at maximum power level for Doherty operation.
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Figure 3.7: Adaptive load modulation with variable capacitors, Case II
In real circumstances control signals which bias the varactors can be optimized
to synthesize the precise impedance required by the main amplifier at every input
power level. It is obvious that by using more than two variable capacitances,
impedance transformation can be carried out in a wider bandwidth. Therefore,
broadband load modulation can be achieved using this topology.
3.2.2.1 Varactor-based RF Adaptability
Varactors have been typically used for adaptive filtering and variable impedance
matching. The voltage dependent capacitance of varactors has made them proper
choices for RF adaptability. For the proposed topology shown in Figure 3.5, var-
actors are used as variable capacitances. Linearity of varactor based circuits is
an immediate concern, which is discussed in detail in the next chapter. It will be
shown that by a certain arrangement of multi-varactor topologies, it is possible to
minimize distortion.
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3.2.3 Solution Generalization, Broadband Performance
The proposed adaptive impedance transformation scheme was basically a single
stage pi-network. To obtain a broader bandwidth, a multi-stage ladder network of
LC connection with varactors representing the capacitances can be realized. Figure
3.9 shows the increase in the bandwidth as the number of LC stages increases.
A drawback of this approach is that the number of control signals (to bias the
varactors) increase with the number of LC stages.
1L
1C 2C 3C 1nC nC
2L nL
Figure 3.8: Generalization of the topology for broadband performance
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Figure 3.9: Bandwidth of impedance transformers with different stages
Chapter 4
Theoretical Development
The theoretical background to support the proposed Doherty amplifier is detailed
in this chapter. We begin by device modeling and elaborate on the theory behind
the model used. Load pull technique is discussed next. A complete theoretical
discussion on the load pull concept is provided for two reasons. Firstly, the whole
idea behind the Doherty amplifier is efficiency enhancement by load modulation.
In a Doherty amplifier, load modulation is carried out by the load pulling ef-
fect of a second generator. Therefore, a theoretical investigation of the load pull
concept is required. Secondly, load pull is an essential procedure to characterize
highly nonlinear power amplifiers. Varactor-based adaptive circuits are considered
next. Characteristics such as linearity and tuning-range of several basic varactor-
based topologies are compared before an analysis of the proposed varactor-based
impedance inverterer is presented.
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4.1 Device Modeling
The transistor selected for realization of the proposed Doherty amplifier is Transcom’s
TC2571 Pseudomorphic-HEMT. The model provided by the manufacturer for the
chosen transistors is TOM-2. This model is explained in detail in following sections.
4.1.1 TOM-2 Model
TOM1-2 [34] is an improved model for GaAs FETs. It is based on the origi-
nal Triquint model (TOM-1) with refinements to improve accuracy in the knee
and sub-threshold region. Particular attention is paid to the temperature effects.
TOM-2 retains the desirable features of TOM-1 while improving performance in
the subthreshold (Vgs) near cut-off, and knee regions (Vds of 1 volt or less). Addi-
tional temperature coefficients related to the drain current are included and major
deficiencies in the behavior of the capacitance as a function of temperature are
corrected.
4.1.2 Equivalent Circuit
Figure 4.1 shows the basic model used in TOM-2. The model specifies how the
current sources and the variable capacitors depend on bias conditions and temper-
ature [35]. The equations reference the voltages across the “intrinsic” portion of
1Triquint Own Model
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the FET as outlined in the figure. The intrinsic voltages are denoted as Vgs and
Vds for the gate-to-source and drain-to-source respectively. The model does not
provide a mechanism for modeling the low frequency drain conductance dispersion
that is well known in GaAs FETs. This effect is modeled by an external subcircuit














Figure 4.1: TOM-2 model
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4.1.3 Basic Equations
4.1.3.1 Current Source Equations














and Vg is given by










where Vto and γ are constants and w is the device width. In general, we expect Vst
to be near the thermal voltage kT/q, or about 26mV at 25 ◦C. q is the magnitude
of the electrical charge on the electron (1.6× 10−19 C) This leads us to present the







4.1 Device Modeling 75
In addition, it is observed that the subthreshold slope varies slightly with Vds, so
a linear dependence is considered to account for this,
Nst = Ng +NdVds. (4.6)
Note that Nst = 0 corresponds to no subthreshold, that is, the current cuts off
sharply at threshold. This behavior is similar to a diode where setting the ideality
factor equal to zero results in a piecewise linear behavior [34]. The gate current,
Ig, is the sum of the current due to the gate-drain diode, Ids, and the gate-source
diode, Igs. These currents are given by the classic diode formula,
Ig = Igs + Igd, (4.7)
Igs = wIs(e
qVgs/nkT − 1), (4.8)
Igd = wIs(e
q(Vgs−Vds)/nkT − 1). (4.9)
The total drain current, Id includes a component flowing from the gate which is
Id = Ids − Igd. (4.10)
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4.1.3.2 Capacitance Equations
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It is very important to note that these equations do not satisfy “charge conserva-
tion” with regard to the drain-source charge over a bias cycle. It has been argued
that this will not pose a problem [37]. However, these equations may be difficult to
implement in simulators whose capacitance is always the derivative of an internal
state variable (charge).
4.1.3.3 Temperature Effects
An important aspect of modeling the GaAs FETs is a correct description of the
behavior as a function of temperature.
Is(T ) = Is exp((T/Tnom − 1)qEg/nkT )(T/Tnom)Xti/n, (4.15)
Vto(T ) = Vto + V
′
to(T − Tnom), (4.16)
Vbi(T ) = Vbi + V
′
bi(T − Tnom), (4.17)
Vmax(T ) = Vmax + V
′
bi(T − Tnom), (4.18)
α(T ) = α× 1.01α′(T−Tnom), (4.19)
β(T ) = β × 1.01β′(T−Tnom), (4.20)
γ(T ) = γ′(T − Tnom), (4.21)
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Rg(T ) = Rg(1 +R
′
g(T − Tnom)), (4.22)
Rs(T ) = Rs(1 +R
′
s(T − Tnom)), (4.23)
Rd(T ) = Rd(1 +R
′
d(T − Tnom)), (4.24)
Cgs(T ) = Cgs(1 + C
′
gs(T − Tnom)), (4.25)
Cgd(T ) = Cgd(1 + C
′
gd(T − Tnom)). (4.26)
4.1.3.4 Model Parameters and scaling
A description of all model parameters along with scaling factors is briefed in Table
4.1.
4.1.3.5 Expressions for the Conductances
SPICE and many SPICE-like simulators, require analytical expressions for the
conductances to be supplied. These expressions are used to compute small-signal
parameters in Newton-Raphson integration routines. These expressions are derived
directly from the expressions in section 4.1.3.1. In addition to expressions for the
current sources, SPICE requires expressions for the conductances. To facilitate
the computation, it is convenient to define a current reduction factor, p which is
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Parameter Symbol Description Units Default Scaling
LEVEL model index (-1 for TOM-2)
VTO Vt Threshold voltage volt -2.5
ALPHA α Knee-voltage parameter 1/volt 2.0
BETA β Tranconductance parameter amp/volt-Q 0.1
GAMMA γ Threshold shifting parameter volt-1 0
DELTA δ Output feedback parameter volt 0.2 1/w
Q Q Power-law parameter 2
NG Ng Subthreshold slope gate parameter 0
ND Nd Subthreshold slope drain pull parameter 1/volt 0
TAU τ Conduction current delay time sec 0
RG Rg Gate ohmic resistance ohm 0
RD Rd Drain ohmic resistance ohm 0 1/w
RS Rs Source ohmic resistance ohm 0 1/w
IS Is Gate diode saturation current amp 1× 10−14
N n Gate diode ideality factor 1
VBI Vbi Gate diode built-in potential volt 1.0
VDELTA Vδ Capacitance transition voltage volt 0.2
VMAX Vmax Gate diode capacitance limiting voltage volt 0.95
CGD Cgd Gate-to-drain “zero-bias” capacitance farad 0 w
CGS Cgs Gate-to-source “zero-bias” capacitance farad 0 w
CDS Cds Drain-to-source capacitance farad 0 w
EG Eg Barrier height volt 1.11
XTI Xti Is temperature exponent 0
VTOTC V ′to Vtotemperature coefficient(linear) volt/ C 0
VBITC V ′
bi
Vbitemperature coefficient(linear) volt/ C 0
ALPHATCE α′ αtemperature coefficient(exponential) %/ C 0
BETATCE β′ βtemperature coefficient(exponential) %/ C 0
GAMMATC γ′ Linear temperature coefficient for γ 1/ 0
TRG1 R′g Linear temperature coefficient for Rg 1/ 0
TRD1 R′
d
Linear temperature coefficient for Rg 1/ 0
TRS1 R′s Linear temperature coefficient for Rg 11/ 0
CGDTCE C′
gdo
Linear temperature coefficient for Cgd 11/ 0
CGSTCE C′gso Linear temperature coefficient for Cgso 11/ 0
KF Kf Flicker noise coefficient 0
AF Af Flicker noise exponent 1
Table 4.1: TOM-2 model parameters
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4.2 Load Pull
It is possible to measure contours of load impedances on the Smith chart that
would result in a constant output power. Such a measurement is termed “load pull”
measurement. In its simplest form, a load pull test setup consists of the Device
Under Test (DUT) with some form of calibrated tuning device on its output.
Let’s consider an idealized linear device like an ideal voltage-controlled current
generator with zero output impedance and zero knee voltage. It is assumed that
the parasitics and package effects are also negligible. According to the loadline
theory discussed in section 1.1.1, the optimum load resistance to allow maximum





In this optimal condition, the power delivered to the load will be
Popt = VdcImax/4. (4.35)
Now, the objective is to find the load impedance contours in order to achieve a
certain output power of, say, Popt/k. From Figure 4.2, it can be seen that two
resistive terminations of Ropt/k and kRopt can deliver the power of Popt/k. It can
also be shown that the Popt/k point can be extended into a continuous curve if
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some series reactance is added to the load resistance. The key point is that while
the current swing remains at its maximum level it is possible to increase the voltage
swing, without affecting the output power. The series reactance has a maximum
value of ±XM , whose value is such that the series combination of XM and Ropt/k
gives a complex magnitude of Ropt.
RL = RLO = Ropt/k, (4.36)
PRF = I
2
maxRL/8; −XM ≤ Xs ≤ XM ;












Figure 4.2: Constant power contour for the load impedances with resistive part
lower than Ropt
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Likewise, as shown in Figure 4.3, the kRopt can be extended into a continuous
curve if some shunt suceptance BM is added to the load conductance. The maxi-
mum limit for BM is that the complex admittance magnitude of the load is equal
to 1/Ropt.




; −BM ≤ Bp ≤ BM ;













Figure 4.3: Constant power contour for the load impedances with resistive part
higher than Ropt
power, coincide at the apex of the intersection of separate arcs. The final result
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for k = 2 is shown in Figure 4.4. It can be seen that the constant power contours
are non-circular. The contours apply at any frequency which is only true if the
reference plane is at the current generator. In practice, since there are parasitics




Figure 4.4: Theoretical load pull contour for k = 2
4.3 Analysis of Varactor-based Adaptive Impedance
Transformers
In this section, several single-diode and multi-diode varactor-based circuits are
investigated in terms of linearity, tuning range, and chances of forward-bias. An
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adaptive varactor-based impedance transformer is then proposed and examined
subsequently.
4.3.1 Linearity of Varactor-based Adaptive Circuits
In order to predict the effect of the varactor diode characteristics on linearity and
impedance transformation, proper modeling of varactor diodes is required. The





where C = dQ/dV is the incremental diode capacitance, φ is the built-in potential,
K is a constant, V is the total voltage and n is the power law exponent. If Vdc is
the bias voltage and v is the ac voltage, then knowing that
V = VDC + v, (4.41)
equation 4.40 can be expanded as
C(v) = C0 + C1v + C2v
2 + . . . , (4.42)















C1 in equation 4.44 gives rise to second-order distortion while C2 in 4.45 gives rise
to third-order distortion [39].
4.3.1.1 Shunt Varactor Circuits
Figure 4.5 shows a varactor used in a shunt resonator. The resonant frequency
of the resonator can be modified by changing the bias voltage of the varactor.
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Figure 4.6: IM3 plot of a shunt varactor diode versus power law exponent(n)
where ω0 is resonance frequency and C2 is defined as per 4.45. Figure 4.6 shows the
plot of IM3 distortion for the resonator with shunt varactor with typical parameter
values versus the power law exponent n. Although for n = 3, IM3 seems to be
eliminated, the practicality of realizing it is not certain. The reason is that the null
at n = 3 is very sharp that means small fabrication errors in realizing the exponent
factor will lead to large IM3 distortions. Besides, for RF signals with high peak-
to-peak voltage, the diode will be forward biased leading to severe distortion.
4.3.1.2 Series Varactor Circuits
Figure 4.7 shows a series resonator with a varactor employed as the variable ca-
pacitance. A series varactor suffers from the same problems as the shunt varactor.
It displays identical IM3 distortion as the shunt varactor (derived in [38]) and high
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Figure 4.7: Series Varactor Resonator
4.3.2 Multi-diode configurations
Multi-diode schemes have been suggested to reduce distortion and chance of for-
ward bias. Two common schemes are anti-parallel and anti-series configurations.
4.3.2.1 Anti-parallel configuration
Figure 4.8 shows the anti-parallel diode connection. With the same approach
used in previous sections each diode can be represented as a power series of the
incremental applied voltage as follows
C1(v) =M0 +M1v +M2v
2 + . . . , (4.47)
C2(v) = N0 −N1v +N2v2 + . . . . (4.48)
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The total capacitance is
CT (v) = (M0 +N0) + (M1 −N1)v + (M2 +N2)v2 + . . . . (4.49)
For identical diodes
CT (v) = 2M0 + 2M2v
2 + . . . (4.50)
It is obvious from equation 4.50 that IM2 distortion in anti-parallel connection is
theoretically zero [38] but the problem is that IM3 distortion is significant. It is
even higher than a single diode configuration which makes it unsuitable for adaptive
circuits. It also does not provide any improvement for the chance of forward bias







Figure 4.8: Anti-parallel Configuration
4.3.2.2 Anti-series configuration
Figure 4.9 shows the anti-series or common cathode connection. Distortion free









Figure 4.9: Anti-series Configuration
performance can be achieved using this configuration [38]. For the anti-series con-
figuration, shown in Figure 4.9, the incremental voltage is shared between two
diodes. If v is the total incremental voltage then in a similar fashion to equa-
tion 4.42, the capacitance of each diode can be represented by a power series as a
functional of the incremental applied voltage.
C1(v1) =M0 +M1v1 +M2v
2
1 + . . . (4.51)
C2(v2) = N0 −N1v2 +N2v22 + . . . (4.52)
where
v = v1 + v2. (4.53)
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v2 + . . . . (4.58)
From equation 4.58, it can be seen that the constant term is halved and the linear
term disappears. The v2 term , which is responsible for third-order distortion, can
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Figure 4.10 shows the performance of an anti-series configuration for typical pa-
rameters.















Figure 4.10: IM3 plot of two varactor diodes in anti-series connection for typical
parameters versus power law exponent(n)
Fortunately, it is rather easy to realize variable capacitors with exponents
close to 0.5 and achieve extremely low second- and third-order distortion. High
impedance tapping for the control voltage makes the effect of forward biasing of
the diodes minimum on the distortion [39]. This topology appears to be the best
among the explained configurations.
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4.3.3 The proposed topology for adaptive load modulation
Based on the investigated basic varactor diode connections and knowing that anti-
series configuration is the most viable configuration because of its potential high
linearity and its capabilities to prevent severe distortion, should forward-bias hap-
pen. The configuration shown in Figure 4.11 is proposed for adaptive impedance
transformation. It can be implemented in a very small area since the varactors
can easily be fabricated within standard semiconductor processes. It has also been
shown in Chapter 3 that this arrangement can perform wideband load modulation.





Figure 4.11: The single-stage proposed adaptive impedance transformer
Doherty amplifiers will be replaced with this circuit. A similar arrangement is
placed before the peak amplifier for phase compensation in the peak amplifier path.
This will result in a new configuration for Doherty amplifiers which is shown in
Figure 4.12. The circuit is simulated in the next chapter. The design has also been
fabricated with discrete elements. Measured results have also been presented.
























In this chapter, we will try to verify the theoretical results derived in the previous
chapter, through simulation and measurement. The design has been realized using
Transcom’s GaAs pHEMT transistor at 2 GHz. Details of the transistor spec-
ifications can be found in Appendix A. DC IV-curves have been simulated and
measured in order to verify the model on one hand and find the optimum bias point
for the design on the other hand. A load pull/source pull simulation and measure-
ment have also been carried out to determine the optimum source/load impedances
for maximum output power. In order for a comparative analysis, a class AB am-
plifier, a conventional Doherty amplifier and the proposed novel Doherty amplifier
have been designed using the same transistor. Simulation results have been ver-
ified by measurements on fabricated modules. The final design objective for the
proposed Doherty power amplifier is summarized in Table 5.1.
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Specifications Value
Operating Frequency 1.8GHz-2.2GHz
Maximum Output Power 33dBm
Power Gain ≥ 14dB
PAE (within 6-dB backoff) ≥ 40%
Third Order Harmonic Distortion (IM3) ≤ -40dBc (100kHz tone-spacing)
Supply Voltage 8V
Table 5.1: Design Objectives for the proposed Doherty amplifier
5.1 Design and Simulation of a class AB Power
Amplifier
Since the carrier amplifier of the final Doherty amplifier design is operated in class
AB, a separate class AB power amplifier is designed and realized to determine the
required design parameters for the final design. The class AB amplifier’s simulated
and measured results will also be compared with the final design.
5.1.1 DC IV-Curves Simulation and Measurement
In order to verify the transistor model and to determine the bias points of the
transistor, a DC IV-curve analysis has been carried out. Measurements have been
performed with MT4463 system from NMDG company. A photograph of this
system is shown in Figure 5.1. Simulated and measured IV-curves are depicted
in Figure 5.2. Good agreement between simulated and measured results can be
observed.
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Figure 5.1: MT4463 system








































Figure 5.2: DC I-V curve simulation and measurement












Figure 5.3: Block diagram of load pull setup
5.1.2 Load Pull Setup
A typical load pull setup is made up of two impedance tuners placed at the input
and output of the DUT, a (Vector Network Analyzer) VNA for calibration pur-
poses and power sensors. The load and source impedances seen by the DUT are
swept through different impedances while power and efficiency are being measured.
Constant power contours are then plotted using a computerized network. A block
diagram of a load pull setup is shown in Figure 5.3.
5.1.3 Load Pull Simulation and Measurement
Figure 5.4 shows a picture of the load pull/source pull test bench from ’Focus
Microwave’, which has been utilized for our measurements. Figure 5.5 compares
simulated and measured load pull results at 2GHz. Measured load pull results at
1.8GHz and 2.2GHz are also presented in Figure 5.6. It is important to note that
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Figure 5.4: Load pull and source pull setup
the effect of connectors and Bias-Tees have been de-embedded.
Simulated and measured source pull results are shown in Figure 5.7. Based
on the optimum source and load impedances found, input and output matching
circuits can be designed.
5.1.4 Input and Output Matching Network Design
5.1.4.1 Input Matching Network
Since the active component is a nonlinear device, it is expected that the input
impedance is a power-dependent parameter. This is due to nonlinearities associated
to the gate-source capacitance. Therefore, it is very important to analyze the
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Simulation
Measurement
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Figure 5.5: Simulated and measured load pull contours with 0.5 dB steps for
maximum output power in class AB mode of operation
GHz.f 81.   dBmP,dBm.P outin 30415   
4225531 .j.Zl  
(a)
GHz.f 22.  dBmP,dBm.P outin 30415   
57297821 .j.Zl  
(b)
Figure 5.6: Measured load pull data at 1.8GHz and 2.2GHz
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Simulation
Measurement
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Figure 5.7: Simulated and measured source pull contours with 0.5 dB steps for
maximum output power in class AB mode of operation
variations of the input return loss with the input power level, before designing
the input matching network based on the optimum source impedance. Figure 5.8
shows the measured input impedance versus input power. Fortunately, the input
impedance of the transistor does not change significantly in this case. Figure 5.9
shows the schematic diagram of the input matching network designed based on the
source pull measured data and the variation of the input impedance with input
power.













Figure 5.9: Input matching network for class AB design
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5.1.4.2 Output Matching Network
An output matching network based on the measured load pull data has been






Figure 5.10: Output matching network for class AB design
5.2 Performance of the Class AB Power Ampli-
fier
The schematic diagram of the designed class AB power amplifier is shown in Figure
5.11. It has been biased for VGSQ = −1.4(V ), IDSQ = 200(mA) and VDD = 8(V ).
Table 5.2 lists the components used in the design.
Figure 5.12 compares the simulated and measured output power versus input
power at 2GHz. Simulated and measured gain versus input power is shown in
Figure 5.13. Maximum output power of 30dBm with a gain of 14.6dB has been













Figure 5.11: Schematic diagram of the class AB design
Component Value Component Value
C1 3.0pF L1 142mil
C2 1.5pF L2 370mil
Cb1 15pF L3 726mil
Cb2 1nF W1 31mil
Cb3 100pF W2 72mil
Cb4 20pF W3 31mil
PCB Rogers ǫr = 6.15,H=50mil Q Transcom TC2571
Table 5.2: The class AB design components
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Figure 5.12: Simulated and measured output power of the class AB power amplifier
design
achieved. The gain of the class AB power amplifier has been measured at 1.8GHz
and 2.2GHz as well to evaluate its performance over a wide bandwidth. As seen in
Figure 5.14, the gain drops at 1.8GHz and 2.2GHz. Figure 5.15 shows the measured
input return loss of the power amplifier. Good matching is observed.
Power Added Efficiency of the class AB power amplifier versus input power at
2GHz is illustrated in Figure 5.16. Agreement between simulated and measured
results is impressive. Power added efficiency of 49% has been achieved at 30dBm
output power for 2GHz.
Power added efficiency of the design is compared at different frequencies in
Figure 5.17. As expected, efficiency at 1.8GHz and 2.2GHz is poor. The linearity
of the class AB power amplifier has also been analyzed. The 2-tone response of the
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Figure 5.13: Simulated and measured gain of the class AB design



























Figure 5.14: Gain performance of the class AB design at different frequencies
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Figure 5.15: Input return loss of the class AB design at maximum power level






















Figure 5.16: Simulated and measured PAE of the class AB amplifier
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Figure 5.17: Measured PAE of the class AB design at different frequencies
power amplifier with a tone spacing of 100kHz has been simulated and measured.
Third order harmonic distortion (IM3) versus input power is depicted in Figure
5.18.
5.3 Design and Simulation of a Conventional Do-
herty Amplifier
A conventional Doherty power amplifier is designed and realized to facilitate a fair
comparison between the conventional arrangement and the novel proposed design.
The schematic diagram of the designed conventional Doherty amplifier is shown in
Figure 5.19. Identical transistors (Transcom GaAs pHEMT, TC2571) have been
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Figure 5.18: Simulated and measured third order distortion of the class AB design
used for carrier and peak amplifier. A list of design components is shown in Table
























Figure 5.19: Schematic diagram of the designed conventional Doherty amplifier
amplifier’s gate bias. The bias adaptation arrangement has been realized using an
envelope detector to create the required gate bias according to the input power
level. The peak amplifier’s gate voltage versus the input power level for optimum
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Component Value Component Value
W1 31mil L1 142mil
W2 72mil L2 701mil
W3 31mil L3 726mil
W4 51mil L4 712mil
W5 72mil L5 155 mil
W6 87mil L6 150 mil
W7 72mil L7 160mil
Cb1 15pF C1 3.0pF
Cb2 1nF Cb3 100pF
Cb4 1nF PCB Rogers ǫr = 6.15,H=50mil
Table 5.3: The conventional Doherty amplifier components
performance in terms of efficiency and linearity is shown in Figure 5.20. This profile
for the gate voltage must be generated by the wave-shaping circuit to ensure the















































































Figure 5.20: Peak amplifier’s gate voltage profile versus input power level for op-
timum Doherty effect
data of the conventional Doherty power amplifier are presented here. The input
matching networks of the the carrier and peak amplifier are the same as the ones
for the class AB power amplifier explained in section 5.1.4.1 and 5.1.4.2. Figure
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5.21 shows output power versus input power. Agreement between simulated and
measured results is satisfactory.
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Figure 5.21: Simulated and measured output power of the conventional Doherty
amplifier
Figure 5.22 shows gain versus input power of the conventional Doherty power
amplifier. Simulated and measured results display good agreement. As discussed
earlier, since the λ/4-impedance inverters work in a narrow bandwidth, it is ex-
pected that the performance of the conventional Doherty power amplifier degrades
significantly at frequencies away from the design frequency. Figure 5.23 shows
measured gain results at 1.8GHz, 2GHz and 2.2GHz.
Figure 5.24 compares measured and simulated PAE versus input power at 2GHz
while Figure 5.25 compares measured PAE at 3 frequencies to observe the Doherty
amplifier’s performance over a wide bandwidth. Again, as suggested by gain results,
PAE is heavily degraded at frequencies distant from 2GHz.















Figure 5.22: Simulated and measured gain of the designed conventional Doherty
amplifier





















Figure 5.23: Comparison of gain performance of the conventional Doherty amplifier
at different frequencies
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Figure 5.24: Simulated and Measured PAE of the conventional Doherty amplifier












Figure 5.25: PAE of the conventional Doherty amplifier design at several frequen-
cies
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Linearity of the design is measured next. Figure 5.26 shows the third order











Figure 5.26: Comparison of third order harmonic distortion of the designed con-
ventional Doherty amplifier measured at three frequencies
5.4 Design of the Adaptive Impedance Trans-
former
Before moving to the design of the proposed novel Doherty amplifier, the proposed
adaptive impedance inverter has first been designed and analyzed separately to
avoid complexity. This topology was discussed in detail in section 4.3 and its
schematic diagram was shown in Figure 4.11. Infineon’s BB837 varactors with
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(a) 1.8GHz (b) 2.0GHz (c) 2.2GHz
Figure 5.27: Impedance transformation coverage of the varactor-based impedance
inverter with swept control voltages
proper power law exponent as explained in section 4.3 have been selected for max-
imum linearity. Detailed specifications of the varactor diodes can be found in
Appendix B. Impedance transformation coverage and linearity of the topology
have been investigated and measured data accompanied by simulation results are
given. As discussed in detail in section 2.2.1 for the correct Doherty operation,
the load impedance seen by the carrier amplifier should be 2Ropt at low power lev-
els (up to the 6-dB backoff point) and reduce to Ropt at maximum output power.
Besides, any reactive impedance should be resonated out. In order to evaluate
the impedance coverage performance of the proposed adaptive impedance trans-
former, control voltages are swept through all possible values and the optained
impedances are noted. Measured results are shown on a Smith chart in Figure
5.27. Measurements have been carried out in 1.8GHz, 2GHz and 2.2 GHz.
The proposed adaptive impedance transformer will be placed at the output of
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the carrier amplifier to modulate the load. A similar arrangement will be placed
before the peak amplifier to compensate for the delay caused by the impedance
transformer.
5.4.1 Linearity of the Adaptive Impedance Transformer
As discussed in the theoretical analysis (section 4.3), with certain arrangement and
selection of the varactor diodes, very low distortions can be achieved. Measured
third order harmonic distortion (IM3) versus the input power for a 2-tone signal










Figure 5.28: Measured third order intermodulation distortion of the varactor-based
impedance inverter
5.4.2 Design of the Impedance Transformation Trajectory
According to the load pull measurements presented in section 5.1.3, and the mecha-
nism of load modulation in Doherty amplifiers discussed in section 2.2.1, impedance
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Figure 5.29: Simulated impedance transformation trajectory at the output of the
carrier amplifier in three design frequencies
transformations required for Doherty operation are determined for three design fre-
quencies 1.8GHz, 2GHz and 2.2GHz as shown in Figure 5.29.
The adaptive bias voltages of the varactors for achieving the mentioned impedance
transformation have been determined within the entire power range through sim-
ulation and are illustrated in Figure 5.30 at all three different frequencies.
5.4.3 Design of the Phase Compensator
As mentioned earlier, a phase compensation arrangement similar to the adaptive
impedance inverter has to be placed before the peak amplifier to compensate for
the phase delay introduced in the carrier amplifier so that the output currents of
the carrier and peak amplifier combine in-phase. The control voltages required for
phase compensation are shown in Figure 5.31. The phase delay introduced by the
adaptive impedance inverter and the phase compensator are supposed to be equal.

































































































































































Figure 5.30: Control voltages of the adaptive inverter versus input power





















































































































































Figure 5.31: Control voltages of the phase compensator versus input power
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Measured results are compared in Figure 5.32 at three different design frequen-
cies. Negligible differences are observed, suggesting that the phase compensator
can successfully compensate for the delay introduced in the carrier path. Since
this arrangement is only meant to be a phase compensator with no impedance
transformation effect, it has to be matched to 50Ωat both input and output ports
within the entire power range. Figure 5.33 shows the measured input return loss
of the phase compensator versus input power at three design frequencies. Good
matching is observed, which means the phase compensator can produce the correct
phase delay while matched to 50Ω over the entire power range.
5.5 Design of the Doherty Amplifier with Adap-
tive Impedance Transformer
Finally, the complete circuit of the novel Doherty power amplifier with adaptive
load modulation can be designed. The λ/4-impedance inverters of the conven-
tional arrangement are replaced with the adaptive impedance transformer and the
adaptive phase compensator. The required control signals and the gate voltage of
the peak amplifier (bias adaptation) are generated based on the input power level
through an envelope detector. The complete schematic diagram of the design is
displayed in Figure 5.34 and the list of components is shown in Table 5.4.
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Figure 5.32: Measured phase delay of the adaptive inverter and the phase com-
pensator
5.5 Design of the Doherty Amplifier with Adaptive Impedance
Transformer 122








)dBm(Pin GHz.f 81 
(a) 1.8GHz








)dBm(Pin GHz.f 02 
(b) 2.0GHz








)dBm(Pin GHz.f 22 
(c) 2.2GHz
Figure 5.33: Matching performance of the phase compensator within the entire
input power range














































Figure 5.34: Complete design schematic of the proposed Doherty power amplifier
Component Value Component Value
L1 1.8nH L2 18nH
L3 4nH C1 3.3pF
Cb1 15pF Cb2 1nF
Cb3 100pF Cb4 10nF
Cb5 100nF Cb6 20pF
Q TC2571,Transcom Rb 10kOhm
PCB Rogers ǫr = 6.15,H=50mil D BB837,Infineon
Table 5.4: The proposed Doherty amplifier components
Figure 5.35 shows output power versus input power. Agreement between sim-
ulated and measured results is satisfactory. Figure 5.36 shows gain versus input
power of the proposed Doherty power amplifier at 2GHz. Simulated and measured
results display good agreement. As expected the performance at 2GHz is simi-
lar to conventional topology. Now let’s look at the gain performance at 1.8GHz
and 2.2GHz. This is where we expect improvements compared to conventional
approach. Figure 5.37 compares gain at different frequencies. Significant improve-
ment is observed at 1.8GHz and 2.2GHz compared to conventional design. This is
due to elimination of narrow band λ/4-impedance inverters. Figure 5.38 shows PAE
versus input power at 2GHz. Both measured and simulated data are given. Power
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Figure 5.35: Output power of the proposed Doherty amplifier













Figure 5.36: Gain of the proposed Doherty amplifier
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Figure 5.37: Measured gain of the novel Doherty amplifier compared at different
frequencies













Figure 5.38: Power added Efficiency of the proposed configuration
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added efficiency of this design, measured at different stimuli frequencies is shown
in Figure 5.39. It is observed that the efficiency performance is not significantly
degraded at 1.8GHz and 2.2GHz. Obviously, load modulation can successfully be
carried out over an extended frequency range compared to a conventional design.
Linearity of the design is analyzed next. Figure 5.40 shows the measured third or-













Figure 5.39: Comparison of measured PAE performance of the proposed design at
different frequencies
der harmonic distortion versus input power, which verifies that acceptable linearity
performance has been achieved.











Figure 5.40: Third order harmonic distortion of the novel Doherty amplifier mea-
sured at 1.8GHz, 2GHz and 2.2GHz
5.6 Performance Comparison
A comparative investigation among the above three designs is presented in this
section to clearly identify the advantages and disadvantages of the proposed ap-
proach.
5.6.1 Power Added Efficiency
The efficiency performance of the class AB design, conventional Doherty amplifier
and the proposed Doherty amplifier are compared in Figure 5.41 over frequency.
The class AB design and conventional Doherty amplifier display poor performance
away from the design frequency due to frequency dependent elements employed in
the designs. It can be observed that the proposed Doherty amplifier is capable of
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maintaining the maximum efficiency as well as efficiency enhancement in backoff
region over a larger bandwidth. This is attributed to wide band capabilities of
the proposed adaptive impedance inverter which due to the controllability of the
varactors can be adjusted to perform a valid load modulation at a wide frequency
range.
5.6.2 Linearity
It is expected that the linearity of the class AB design be slightly better than the
conventional Doherty amplifier since, as explained earlier, there is always a com-
promise between efficiency and linearity. It is also expected that since the adaptive
impedance inverter has shown very good linearity performance, the proposed Do-
herty amplifier does not show any significant linearity degradation. Figure 5.42
compares the IM3 distortion of all three different designs.
5.6.3 Size
Figure 5.43 shows the photographs of the realized conventional Doherty amplifier
and the proposed Doherty amplifier. The layout dimensions of the designs are
clearly outlined. A size reduction of 50% has been achieved due to elimination of
passive λ/4-transmission lines.
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Figure 5.41: Comparison of PAE performance for class AB, conventional Doherty
and proposed Doherty amplifiers over the bandwidth
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Figure 5.42: Comparison of linearity performance for the class AB, conventional
Doherty and proposed Doherty amplifier
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In this work, a novel topology for the Doherty amplifier has been proposed to
overcome the size and bandwidth issues associated with the conventional Doherty
amplifier. The conventional Doherty amplifier employs passive λ/4-transmission
lines for load modulation. This results in a large area and a narrow bandwidth. In
this work, load modulation has been carried out by using a highly linear, varactor-
based adaptive impedance transformer, which is controlled by an envelope tracking
circuit. The superiority of the proposed topology to the conventional approach
in terms of size, bandwidth and efficiency, has been verified through simulations
and measurements. Simulated and measured results have displayed reasonable
agreement. The key research achievements are as follows:
• The proposed Doherty amplifier has achieved a 50% size reduction compared
to its conventional counterpart. Since varactors can easily be implemented
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in standard semiconductor processes, the proposed topology can facilitate a
fully integrated chip solution for the Doherty amplifier.
• The proposed Doherty amplifier has achieved efficiency enhancement within
6-dB backoff range over a wide bandwidth. Power added efficiencies as high
as 50.8% at 1.8GHz, 49.5% at 2GHz and 50.2% at 2.2GHz have been achieved
at the maximum power(33dBm) and maintained up to the 6-dB backoff
point. Power added efficiencies, achieved at 6-dB backoff point, are 48.1% at
1.8GHz, 49.4% at 2GHz and 45.3% at 2.2GHz.
• The proposed Doherty amplifier has displayed reasonable linearity perfor-
mance. Measured third order harmonic distortion is better than -42.2dBc at
1.8GHz, -44.1dBc at 2GHz and -44dBc at 2.2GHz, for the entire power range
from 6-dB backoff point up to 1-dB compression point. This is within the
linearity specifications of most wireless communication technologies.
Measured results suggest that the proposed Doherty amplifier is a promising candi-
date for multi-band/broad-band performance for both hand-held and base-station
applications.
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Directions For Future Research
Size reduction has been a major objective of this work. Therefore, the entire circuit
should be implemented on a single chip. It is a possible research area to investigate
the ways to integrate high-Q varactors with the Doherty power amplifier on the
same die.
It was discussed in chapter 4, that the varactor-based impedance inverter can
be implemented in a multi-stage arrangement in order to further enhance the band-
width. Therefore, a possible next step is to implement the proposed structure in a
multi-stage anti-series varactor-based configuration to explore the ways for further
bandwidth improvement.
Realizing a multi-stage Doherty amplifier with multi-stage adaptive impedance
inverters, is the ultimate goal of this topic. This will further enhance the bandwidth
and power backoff range simultaneously. Figure 6.1 shows a possible block diagram
of such an arrangement. The theoretical background for such work is available in
this dissertation while further complexities in the design, simulation and fabrication

























Figure 6.1: Block diagram of a multi-stage Doherty amplifier with multi-stage
adaptive impedance transformer
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TRANSCOM, INC., 90 Dasoong 7
th
  Road, Tainan Science-Based Industrial Park, Hsin-She Shiang, Tainan County Taiwan, R.O.C. 
Web-Site: www.transcominc.com.tw Phone: 886-6-5050086  Fax: 886-6-5051602  
P 1 / 3 
1 W Low-Cost Packaged PHEMT GaAs Power FETs 
FEATURES 
• 1W Typical Output Power at 6 GHz 
• 11dB Typical Power Gain at 6 GHz   
• High Linearity: IP3 = 40 dBm Typical at 6 GHz  
• High Power Added Efficiency: 
PAE ≥ 43 % for Class A Operation 
• Suitable for High Reliability Application 
• Breakdown Voltage: BVDGO ≥ 15 V 
• Lg = 0.35 µm, Wg = 2.4 mm 
• 100 % DC Tested 
• Low Cost Ceramic Package
DESCRIPTION 
The TC2571 is packaged with the TC1501 Pseudomorphic High Electron Mobility Transistor (PHEMT) GaAs 
Power chip. The Cu-based ceramic package provides excellent thermal conductivity for the GaAs FET. All 
devices are 100% DC tested to assure consistent quality. Typical applications include high dynamic range 
power amplifiers for commercial and military high performance power applications. 
ELECTRICAL SPECIFICATIONS (TA=25!)
Symbol CONDITIONS MIN TYP MAX UNIT 
P1dB Output Power at 1dB Gain Compression Point , f = 6GHz VDS = 8 V, IDS = 240 mA 29.5 30  dBm 
G1dB Power Gain at 1dB Gain Compression , f = 6GHz VDS = 8 V, IDS = 240 mA  11  dB 
IP3 Intercept Point of the 3rd-order Intermodulation,  f = 6GHz VDS = 8 V, IDS = 240 mA, *PSCL = 17 dBm  40  dBm 
PAE Power Added Efficiency at 1dB Compression Power, f = 6GHz  43  dB 
IDSS Saturated Drain-Source Current at VDS = 2 V, VGS = 0 V  600  mA 
gm Transconductance at VDS = 2 V, VGS = 0 V  400  mS 
VP Pinch-off Voltage at VDS = 2 V, ID = 4.8 mA  -1.7**  Volts 
BVDGO Drain-Gate Breakdown Voltage at IDGO =1.2 mA 15 18  Volts 
Rth Thermal Resistance  16  °C/W 
* PSCL : Output Power of Single Carrier Level 
PHOTO ENLARGEMENT 
** For the tight control of the pinch-off voltage range, we divide TC2571 into 3 model numbers to fit customer design requirement
(1)TC2571P1519 : Vp = -1.5V to -1.9V (2)TC2571P1620 : Vp = -1.6V to -2.0V (3)TC2571P1721 : Vp = -1.7V to -2.1V 
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 Road, Tainan Science- Based Industrial Park, Hsin-She Shiang, Tainan County Taiwan, R.O.C. 
Web-Site: www.transcominc.com.tw Phone: 886-6-5050086 Fax: 886-6-5051602  
P 2 / 3 
ABSOLUTE MAXIMUM RATINGS (TA=25 °C)
Symbol Parameter Rating 
 VDS Drain-Source Voltage 12 V 
VGS Gate-Source Voltage  -5 V 
IDS Drain Current IDSS
Pin RF Input Power, CW 26 dBm 
PT Continuous Dissipation 3.8 W 
TCH Channel Temperature  175 °C
TSTG Storage Temperature - 65 °C to +175 °C
RECOMMANDED OPERATING CONDITION 
Symbol Parameter Rating 
 VDS Drain to Source Voltage 8 V 
ID Drain Current 240 mA 
HANDLING PRECAUTIONS :  
The user must operate in a clean, dry environment. 
Electrostatic Discharge(ESD) precautions should be 
observed at all stages of storage, handling, assembly, 
and testing. The static discharge must less than 300V. 
TYPICAL SCATTERING PARAMETERS  (TA=25!)


















































































































































































































FREQUENCY S11 S21 S12 S22 
(GHz) MAG ANG MAG ANG MAG ANG MAG ANG 
2 0.8422  179.88  4.4104  55.63  0.0378  4.41  0.2968  -160.56  
3 0.8330  156.09  3.0979  27.48  0.0410  -5.11  0.3334  -174.58  
4 0.8128  135.66  2.4617  1.60  0.0463  -13.48  0.3617  172.88  
5 0.7880  114.61  2.1283  -23.92  0.0531  -21.93  0.3796  159.66  
6 0.7645  90.83  1.9470  -50.89  0.0655  -35.02  0.3879  145.45  
7 0.7467  63.85  1.8797  -79.40  0.0813  -51.82  0.3770  128.62  
8 0.7247  33.82  1.8428  -109.44  0.1016  -73.69  0.3550  110.31  
9 0.7245  -5.98  1.7925  -146.06  0.1226  -103.34  0.3032  81.57  
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• For SAT tuners
• High capacitance ratio
• Low series resistance
• Excellent uniformity and matching due to















Maximum Ratings at TA = 25°C, unless otherwise specified
Parameter Symbol Value Unit
Diode reverse voltage VR 30 V
Peak reverse voltage 
R ≥ 5kΩ
VRM 35
Forward current IF 20 mA
Operating temperature range Top -55 ... 150 °C




Electrical Characteristics at TA = 25°C, unless otherwise specified




VR = 30 V 











VR = 1 V, f = 1 MHz 
VR = 25 V, f = 1 MHz 













VR = 1 V, VR = 25 V, f = 1 MHz
CT1/CT25 10.2 12 - -
Capacitance ratio 
VR = 1 V, VR = 28 V, f = 1 MHz
CT1/CT28 9.7 12.7 -
Capacitance matching1)
VR = 1V ... 28V, f = 1 MHz, 7 diodes sequence
∆CT/CT - - 5 %
Series resistance 
VR = 5 V, f = 470 MHz
rS - 1.5 - Ω



























C(TA)/C(25°C)= ƒ(TA); f = 1MHz

























Reverse current IR = ƒ (TA)
VR = 28V








Reverse current IR = ƒ(VR)
TA = Parameter
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